



Form PTO-1449 (modified)

List of Patents and Publications for Applicant's
INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Atty. Docket No.
2000.080100/TT4829Serial No.
09/870,890Applicant
Strongin et al.Filing Date:
May 11, 2001Group:
2131

U.S. Patent Documents

See Page I

Foreign Patent Documents

See Page I

Other Art

See Page I

U.S. Patent Documents

Exam. Init.	Ref. Des.	Document Number	Date	Name	Class	Sub Class	Filing Date of App.
	A1						
	A2						RECEIVED
	A3						OCT 08 2002
	A4						Technology Center 2100
	A5						

Foreign Patent Documents

Exam. Init.	Ref. Des.	Document Number	Date	Country	Class	Sub Class	Translation Yes/No
	B1						
	B2						
	B3						
	B4						
	B5						

Other Art (Including Author, Title, Date Pertinent Pages, Etc.)

Exam. Init.	Ref. Des.	Citation
VP	C1	Intel, "Low Pin Count (LPC) Interface Specification Revision 1.0," pp. 1-31 (09/29/97)
VP	C2	Standard Microsystems Corporation, "100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller for Commercial Application," Part No. LPC47B37x, pp. 1-254 (06/17/99)
VP	C3	FIPS Pub 140-1 Federal Information Processing Standards Publication, "Security Requirements for Cryptographic Modules" (01/11/1994)
VP	C4	Intel, "Communication and Networking Riser Specification," Revision 1.0 (02/07/2000)
VP	C5	"Handbook of Applied Cryptography" CRC Press 1997 pp. 154 - 157, 160 - 161, 191 - 198, 203 - 212

EXAMINER: *Valerie Pennington*DATE CONSIDERED: *2/11/2005*

EXAMINER: INITIAL IF REFERENCE CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED. INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.